Book
Guide to RISC ProcessorsSivarama P. Dandamudi

Guide to RISC Processors

2005387 pages
Be the first to rate
1 edition

Track this book

You choose which shelves are public. Progress and read dates stay yours.
Sign up to track
Add to list

About

Recently, there has been a trend toward processor design based on the RISC (Reduced Instruction Set Computer) model: Example RISC processors are the MIPS, SPARC, PowerPC, ARM, and even Intel’s 64-bit processor Itanium. This guidebook provides an accessible and all-encompassing compendium on RISC processors, introducing five RISC processors: MIPS, SPARC, PowerPC, ARM, and Itanium. Initial chapters explain the differences between the CISC and RISC designs and clearly discuss the core RISC design principles. The text then integrates instruction on MIPS assembly language programming, thereby…

Reviews

Rating integrity

Healthy
Counted ratings come from accounts older than 7 days and were made on or after publication. Finished readers weigh ×1.0. Readers who have not finished yet weigh ×0.5. Did-not-finish ratings are shown but not counted.

Editions

1 edition
  • Other · English · 2005
    Springer · 387 pages · 9780387210179
Computer architectureMicroprocesseursReduced instruction set computersOrdinateurs à jeu d'instructions réduitCOMPUTERSProgrammingMicroprocessorsArchitecture